

Appendix F

SPHERES AVIONICS DESIGN

This appendix presents detailed descriptions of the SPHERES avionics. The SPHERES laboratory avionics sub-systems implements electronics for the satellites, communications with the control computer, metrology beacons, and a beacon tester. This appendix also presents the design of several expansion port items already in use. Each section presents the functional block diagram and the complete schematics (when applicable) for all the electronic components of the SPHERES laboratory:

- SPHERES nano-satellites
 - Power & control panel
 - Data processing unit (C6701 DSP / SMT375)
 - Metrology
 - Communications
 - Propulsion
 - Expansion Port
 - Internal beacon
- Laptop communications
- Metrology Beacons
- Metrology Beacon Tester
- Expansion Port Items

F.1 SPHERES nano-satellites

The electronics of the SPHERES nano-satellites, shown in Figure F.1, are implemented in two primary "electronics stacks", with several peripheral electronic boards. The groupings are as follows (third level bullets indicate peripheral electronic boards which support the primary board of that stack):

- First stack (power & propulsion)
 - Power
 - Batteries (2x)
 - Power Switch
 - Circuit Breaker
 - Control Panel
 - Propulsion
 - Propulsion LEDs
- Second stack (data processing)
 - SMT375 (C6701 DSP)
 - Metrology (Motherboard 1)
 - Metrology 6 (ultrasound / IR)
 - Accelerometer Boards
 - On-board beacon
 - Communications (Mother board 2)
 - DR200x wireless boards (2x)
 - Expansion Port




Figure F.1 SPHERES avionics overview

F.1.1 Power & Control Panel

Design Drivers

- Provide the necessary power and voltages for all sub-systems
 - 3.3 V: DSP, Metrology, Communications
 - 5 V: DSP, Metrology, Communications, Propulsion
 - ± 15 V: Metrology (gyros and accelerometers)
 - 22 V: Propulsion
- Meet applicable ISS safety guidelines
- Maximize battery utilization

Functional Block Diagram

The power sub-system is comprised of three main type of electronic boards: battery packs, control panel, and the power regulation board. The circuit breaker and power switch are wired independently. The functional description, inputs, and outputs of each component are presented below.

Battery packs

There are two types of battery packs: flight and rechargeable. The functions of the two types are:

- **Flight:** Provides up to two hours of operations to the SPHERES nano-satellites through 8 AA alkaline batteries. It also provides diode and fuse protection to meet NASA Safety requirements (triple redundancy).
- **Rechargeable:** Provides up to two hours of operations to the SPHERES nano-satellites through 8AA NiMH rechargeable batteries. The battery charging circuit resides within the packs themselves, requiring only a 15Vdc external supply. The external supply can have an optional LED to indicate charging status. The board provides the same diode and fuse protection as the flight packs.

Its inputs and outputs are listed in Table F.1




Figure F.2 Power sub-system functional block diagram

Power Switch

The power switch is a two phase mechanical switch. The switch is two phase so that the battery positive power connections are isolated when the switch is open (the SPHERES are off), preventing any current from flowing between the battery packs. While not necessary for NASA safety requirements, it allows the battery packs to remain inserted in the satellites without risk. Its inputs and outputs are listed in Table F.2

TABLE F.1 Battery packs signals description

Signal	Type	Description
Flight		
Vin	In	Unregulated input voltage from 8AA batteries (6.4-13.6V)
Vout	Out	Protected, unregulated voltage (5.8-13.0V due to 0.6V drop through diodes)
GND	Pwr	Common reference ground
Rechargeable		
Vin	In	Unregulated input voltage from 8AA batteries (6.4-13.6V)
Vout	Out	Protected, unregulated voltage (5.8-13.0V due to 0.6V drop through diodes)
Vsupply	In	15V input voltage for recharging circuit
FT	Out	Signal to external LED which indicates charging in process (blinking) or done (solid on)
GND	Pwr	Common reference ground

TABLE F.2 Power Switch signals description

Signal	Type	Description
		Two phase power switch which isolates the battery packs when turned off
Vin ₁ , Vin ₂	In	Protected, unregulated voltage from battery packs
Vout ₁ , Vout ₂	Out	Switched, unregulated voltage to circuit breaker

Circuit Breaker

The magnetic circuit breaker provides 5A current protection. A thermistor is connected in series with the circuit breaker to prevent power-surges larger than 5A when the satellites are turned on and the large bypass capacitor (3300 μ F) charges. Once heated the thermistor has a resistance of approximately 0.1 Ω . The inputs and outputs of this board are listed in Table F.3

TABLE F.3 Circuit breaker signals description

Signal	Type	Description
Vin ₁ , Vin ₂	In	Switched, unregulated voltage from power switch
Vout	Out	Switched and protected, unregulated voltage to power board

Control Panel

The control panel is the primary manual interface of the satellites. The panel mechanically holds the power switch, although it is not connected electrically. The panel electronics only include digital I/O lines powered through the regulated 5V supply. The elements in the panel are:

- Reset button - creates a negative logic signal which connects directly to the watchdog module, which in turn generates a correctly timed reset signal for the rest of the electronics.
- Enable button - creates a negative logic signal which is sent directly to the SPHERES FPGA as a general I/O signal; the SPHERES Core Software checks the state of this button to enable operations (go from "idle" to "ready" or "running" mode).
- Power LED - driven directly off the regulated 5V supply indicates when the power is on; since it is driven directly off the 5V supply, it is only on when the supply operates correctly, giving a reasonable indication that the power regulation module is operating correctly.
- Low Battery LED - the watchdog measures the unregulated battery voltage and indicates a low battery condition when there are approximately 20 minutes remaining of operation.
- Enabled LED - the LED is driven directly off the SPHERES FPGA as a general I/O signal; it is turned on by the SPHERES Core Software when the satellites are in a "ready" or "running".

The inputs and outputs of this board are listed in Table F.4

Power Regulation Board

The power regulation board is the most complex board of the power sub-system. It provides power regulation for the data stack and all other avionics¹, contains the watchdog, and serves as a bypass for the propulsion signals. The board outputs four voltages to the

TABLE F.4 Control panel signals description

Signal	Type	Description
Vcc	Pwr	Input +5V dc
GND	Pwr	Common reference ground
LED-enable	In	Enable LED control signal
LED-lowbat	In	Low battery LED indicator control signal
/Reset	Out	Reset signal to power board watchdog module
/Enable	Out	Enable signal for SPHERES FPGA

second stack: +3.3V, +5V, +15V, and -15V. The +3.3V and +5V signals are used throughout the system to power electronic components. The $\pm 15V$ powers the accelerometers and gyroscopes. The power board is the mechanical attachment point for two of the gyroscopes, although no electrical signals from the gyroscopes pass through the board. Table F.5 lists the inputs and outputs of this board (or refers to other tables as applicable).

TABLE F.5 Power regulation board signals description

Section	Signal	Type	Description
<i>Power to second electronic stack</i>	Vcc(+5V)	Pwr	+5V output
	Vcc(+3.3V)	Pwr	+3.3V output
	Vcc(+15V)	Pwr	+15V output
	Vcc(-15V)	Pwr	-15V output
	GND	Pwr	Common ground
<i>Data connector to second electronics stack</i>	THR 1-12	In	Pass through signals for thrusters 1-12
	/Enable	Out	Enable button pass through signal
	/LED-enable	In	Enable LED pass through signal
	/Batlow	Out	Low battery output to DSP
	WDOG	In	Watchdog control signal from DSP
	/RESET	Out	Reset control line to second electronics stack


1. The propulsion sub-system increases the unregulated voltage to 20V; the power board does not provide the higher voltage required by the propulsion circuit.

TABLE F.5 Power regulation board signals description


Section	Signal	Type	Description
<i>Data and power to propulsion board</i>	THR 1-12	Out	Pass through signals for thrusters 1-12
	Vcc(5V)	Pwr	5V power for propulsion board
	Vcc(unreg)	Pwr	Switched, protected, unregulated voltage for propulsion board
	GND	Pwr	Common ground
<i>Data to/ from control panel</i>	See Table F.4		

Schematics



The schematics of the power sub-systems follow.




Title	Battery Pack Protection		
Size	A	Document Number	Battery Packs
Rev	1.0	Date:	Tuesday, June 11, 2002
		Sheet	1 of 1




Title		Battery Pack Charge / Protection Board	
Size	A	Document Number	SPH-1-0800-021
Date:	Wednesday, July 10, 2002	Sheet	1 of 1







Title		Switch Board	
Size	A	Document Number	Switch Board
Rev	A		
Date:	Tuesday, September 17, 2002	Sheet	1 of 1
			2




Title		+15V and -15V Supplies	
Document Number		Power Board 2 - SPH-1-0800-203	
Size	A	Rev	A
Date:	Tuesday, September 17, 2002	Sheet	1 of 4



Title		+3.3V and +5V regulators	
Size	A	Document Number	Power Board 2 - SPH-1-0800-203
Date:	Tuesday, September 17, 2002	Sheet	2 of 4



Title		Connectors	
Size	Document Number		Rev
A	Power Board 2 - SPH-1-0800-203		A
Date:	Monday, September 16, 2002	Sheet	3 of 4



F.1.2 Propulsion

Design Drivers

- Create a *spike and hold* signal for the solenoids as presented in Figure F.3
 - Spike at +22V
 - Spike hold time: 7ms
 - Hold at +5V
 - Minimum impulse bit: 5ms
 - Maximum impulse bit: infinite
- Provide visual indication of solenoid states (open or closed)




Figure F.3 Propulsion *spike and hold* timing diagram

Functional Block Diagram

Figure F.4 presents the functional block diagram of the propulsion system. A propulsion board receives the propulsion inputs from the data processing stack (pass through in the power board) and creates a spike and hold signal independently for each solenoid. The driver signals are sent to the solenoid via shielded wire to reduce the EMI effects of the spike on other circuits. A board with an LED attaches to the front face of the nozzle of each solenoid to indicate its state (off = closed, on = open). The propulsion board creates the +22V supply needed for the spike from the unregulated voltage input.




Figure F.4 Propulsion avionics functional block diagram

Propulsion Board

The propulsion board creates the spike and hold signal necessary to operate the solenoids. The board utilizes a Maxim MAX668 step-up switching regulator to create 22V from the variable 8-13V unregulated input. Each spike and hold circuit uses the schematic presented in Figure F.5 (with the necessary current limiting resistors and reverse voltage protection diodes). The inputs and outputs of this board are described in Table F.6.




Figure F.5 Propulsion *slope and hold* circuit

Solenoid Board

The solenoid boards provide visual indication of the state of their corresponding solenoid. Their small size allows them to be mounted directly on top of the connector side of each nozzle, ensuring immediate correlation between an LED and a solenoid. The inputs and outputs of this board are listed in Table F.7.

TABLE F.6 Propulsion board signals description


Signal	Type	Description
GND	Pwr	Common ground
Vcc(5V)	Pwr	+5V supply
Vcc(unreg)	Pwr	Unregulated (8-13V) power
Prop[1-12]	In	Command signals from the data processing stack
PosDriver[1-12]	Out	Positive terminal for each solenoid
NegDriver[1-12]	Out	Negative terminal for each solenoid

TABLE F.7 Solenoid board signals description


Signal	Type	Description
Thr +	I/O	Positive terminal of signal / solenoid
Thr -	I/O	Negative terminal of signal / solenoid

Schematics


The schematics for the propulsion sub-system follow.




Title		Firing Circuit Layout	
Size	A	Document Number	SPH-1-0800-202
Rev	-	Sheet	1 of 16
Date:	Friday, April 19, 2002	Sheet	1 of 16



Title		Solenoid Connectors	
Size	A	Document Number	Propulsion Board 2 - SPH-1-0800-202
Rev	-	Date:	Friday, April 19, 2002
		Sheet	2 of 16




Title		22V Supply
Size	Document Number	Propulsion Board 2 - SPH-1-0800-202
A	Rev	-
Date:	Friday, April 19, 2002	Sheet 3 of 16




Title		Input Connectors	
Size	A	Document Number	Propulsion Board 2 - SPH-1-0800-202
Rev	-	Date:	Friday, April 19, 2002
		Sheet	4 of 16

The following schematic repeats twelve times, once per signal/solenoid:



Title		Propulsion Firing Circuit	
Size	A	Document Number	Propulsion Board 2 - SPH-1-0800-202
Rev	-	Date:	Friday, April 19, 2002
Sheet		5 of 16	



F.1.3 Data Processing (C6701 DSP / SMT375)

Design Drivers

- Support other subsystems' data processing needs
 - Communications data processing
 - Metrology computational support
 - Propulsion thruster actuation
 - Provide house-keeping information to user
 - Battery information
 - Tank usage
- Allow reconfiguration of control algorithms
 - Enable the complete software to be changed to allow testing of programs with different configurations and goals
- Maximize processing power for available volume and power

- Minimize processing needs of 'bus' system to maximize processing power available for control algorithms

Functional Block Diagram

A COTS product was selected to perform the data processing within each SPHERES satellite. The selected product is a Sundance Multiprocessor Technology Ltd SMT375 board which features a Texas Instruments TMS320C6701 Digital Signal Processor (DSP). The SMT375 board utilizes the Texas Instruments Module standard for the C40 DSP (TIM40), used in the prototype design of SPHERES. The standard implements a 32 bit global data bus with 31 address lines, plus six TI communications ports which split 32 bit data into bytes for a maximum data speed of 20MBps. A block diagram (simplified from [Sundance, 2003]) of the SMT375 board is presented in Figure F.6. The SPHERES metrology FPGA interfaces via the global data bus, while the communications system utilizes the commports. The features of the SMT375 board are summarized in Table F.8




Figure F.6 SMT375 functional block diagram

TABLE F.8 Features of the SMT375 board

Form Factor	Single-width TIM40
CPU	TMS320C6701
Speed	167MHz
FLOPS	1 GFLOPS peak
RAM	16MB (4M x 32)
Cache	512k (128k x 32)
Commports	6 x 20MBps
Programming	C and C++
Power Consumption	7 W

The SMT375 interfaces to the rest of the sub-systems through the metrology FPGA board via three 80-pin connectors. The signal descriptions of these connectors are explained in the metrology and communications sections which utilize them.

F.1.4 Metrology

Design Drivers

- Provide real-time position and attitude information of each satellite
- Implements measurement circuitry for metrology
 - One infrared transmitter command (protected)
 - 12 infrared receiver channels
 - 24 ultrasound receiver channels
 - Six 12-bit A/D channels, up to 1KHz
- Propulsion register (to control solenoid valves)
 - 12 outputs with read-back capability
- General output register
 - Two outputs with read-back capability
- General input register
 - Two inputs

Functional Block Diagrams

Because the metrology motherboard is the only board which interfaces directly with the SMT375 DSP board, it functions not only to support metrology, but also to provide general input/output signals and pass-through of the commports and power to the communications system. To implement these functions the metrology system centers its design around an FPGA as pictured in Figure F.7. The system interfaces to the twelve US/IR boards, the internal beacon, three gyroscopes, and three accelerometers (with amplifiers). An EEPROM stores the configuration of the FPGA and interfaces to a JTAG port to update the programming as necessary.




Figure F.7 Metrology sub-system functional block diagram

The four boards that support the metrology sub-system (motherboard, US/IR, accelerometer amplifier, and internal beacon) are described next.

Metrology Motherboard

The metrology system utilizes a Xilinx FPGA which interfaces with the DSP via the global bus and implements general input/output for the propulsion and control panel boards. The FPGA also collects the range measurements of the US/IR system independently of the DSP, to minimize the load of the metrology system on the DSP. The FPGA implements its own 25MHz counter which is reset automatically when an IR signal is received; registers on the FPGA store the time taken to receive an ultrasound signal at each of the 24 receivers without interrupting the DSP. The DSP is only interrupted once after each beacon transmits its signal (i.e., a total of five times when five beacons are in use, but not 120 times if each receiver interrupted). The parallel processing of the FPGA ensures that the signals from each receiver are recorded correctly. The FPGA interfaces with a 12-bit analog to digital converter to provide up to 1kHz data from the gyroscopes and accelerometers. The board provides a single pole low-pass filter with a drop-off frequency at 300Hz implemented with a simple RC circuit. Because the metrology motherboard is oriented in the X plane, it hosts one accelerometer and its amplification circuit. Figure F.8 shows a schematic of the FPGA firmware design.

Table F.9 describes the inputs and outputs of the metrology mother board.

TABLE F.9 Metrology motherboard signals description

Section	Signal	Type	Description
<i>From Power</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+3.3V)	Pwr	+3.3V power
	Vcc(+15V)	Pwr	+15V power
	Vcc(-15V)	Pwr	-15V power
	GND	Pwr	Common ground

TABLE F.9 Metrology motherboard signals description

Section	Signal	Type	Description
<i>Data to power and propulsion stack</i>	THR 1-12	Out	Pass through signals for thrusters 1-12
	/Enable	In	Enable button signal
	/LED-enable	Out	Enable LED signal
	/Batlow	In	Low battery indicator signal
	WDOG	Out	Watchdog control signal
	/RESET	In	Reset
<i>Data and power to SMT375</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+3.3V)	Pwr	+3.3V power
	GND	Pwr	Common ground
	C[0-5] D[0-7]	I/O	Commport data lines
	CACK[0-5]	I/O	Commport acknowledge signal
	CRDY[0-5]	I/O	Commport ready signal
	CREQ[0-5]	I/O	Commport request signal
	STRB[0-5]	I/O	Commport strobe
	/RESET	Out	Reset Line
	IR_RCV_INT	Out	Infrared reception interrupt. It is asserted when an IR is received so the DSP can prepare for a global metrology cycle
	PADS_INT	Out	1kHz interrupt. Provides timing for the DSP and indicates IMU data is available.
	A0-A30	Out	Global bus address lines
	D0-D31	I/O	Global bus data lines
	RDY1	Out	Global bus ready
	PAGE1	In	Global bus page select
	STRB1	In	Global bus strobe
	R/W1	In	Global bus read/write
	/CE1	Out	Global bus control lines enable
/OE	Out	Global bus data lines enable	
/AE	Out	Global bus address lines enable	

TABLE F.9 Metrology motherboard signals description

Section	Signal	Type	Description
<i>Data and power to communications board</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+3.3V)	Pwr	+3.3V power
	Vcc(+15V)	Pwr	+15V power
	Vcc(-15V)	Pwr	-15V power
	GND	Pwr	Common ground
	A0-A30	Out	Global bus address lines (expansion port)
	D0-D31	I/O	Global bus data lines (expansion port)
	RDY1	I/O	Global bus ready (expansion port)
	PAGE1	I/O	Global bus page select (expansion port)
	STRB1	Out	Global bus strobe (expansion port)
	R/W1	I/O	Global bus read/write (expansion port)
	/RESET	Out	Reset line
	/Exp_port_in	In	High when an expansion port selects to bypass the satellite US/IR metrology boards
	IR_XMIT	Out	IR transmit command
	US-RX[11-12]-[1-2]	In	Input ultrasound signals from the expansion port board
	IR-RX[11-12]	In	Input infrared signals from the expansion port board
	EXP A2D [0-2]	In	Input analog signals from the expansion port board
	C[1,2,4] D[0-7]	I/O	Commport data lines
	CACK[1,2,4]	I/O	Commport acknowledge signal
	CRDY[1,2,4]	I/O	Commport ready signal
CREQ[1,2,4]	I/O	Commport request signal	
STRB[1,2,4]	I/O	Commport strobe	
<i>US/IR Boards (12x)</i>	Vcc(+5V)	Pwr	+5V power
	GND	Pwr	Common ground
	IR_XMIT	Out	IR transmit command
	US-RX[1-2]	In	Input ultrasound signals
	IR-RX	In	Input infrared signal

TABLE F.9 Metrology motherboard signals description

Section	Signal	Type	Description
<i>Onboard beacon</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+15V)	Pwr	+15V power
	GND	Pwr	Common ground
	IR_RCV_INT	Out	IR Received interrupt signal - commands the beacon to initiate its US transmit process
	B-MCLR	Out	Beacon enable/reset
	B-NUM[0-3]	Out	Beacon configuration number
<i>Gyros. (3x)</i>	Vcc(+15V)	Pwr	+15V power
	GND	Pwr	Common ground
	[X,Y,Z] Gyro	In	Gyroscope analog signal
<i>Accels. (2x)</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+15V)	Pwr	+15V power
	Vcc(-15V)	Pwr	-15V power
	GND	Pwr	Common ground
	[Y,Z] Accel-Amp	In	Y and Z accelerometer amplified analog signals
	[Y,Z] Temp-Temp	In	Y and Z accelerometer temperature sensor signal
<i>JTAG</i>	Vcc(+3.3V)	Pwr	+3.3V power
	GND	Pwr	Common ground
	PTCK	In	Clock
	PTDO	Out	Data out
	PTDI	In	Data in
	PTMS	In	Select




Figure F.8 FPGA firmware design

Metrology US/IR Boards

The metrology ultrasound/infrared board receive and amplify the ultrasound signals emitted by the global metrology beacons. They also transmit and receive the infrared signal which initiates the global metrology process. Therefore, as pictured in Figure F.9, each board consists of three main elements: infrared transmit, infrared receive, and ultrasound receive. The infrared transmit circuit uses a transistor to drive 1A of current through an

infrared LED; the FPGA ensures the 1A pulse is no longer than 10 μ s and has a maximum duty cycle of 10% to protect the LEDs. The infrared receive utilizes a COTS receiver which directly outputs a logic signal to the FPGA. The ultrasound receive signal required the use of a quad op-amp to amplify, rectify, and digitize the signal. A schematic of the circuit is presented in Figure F.10. The signals of the US/IR boards are described in Table F.9, reversing inputs and outputs.




Figure F.9 US/IR boards functional block diagram




Figure F.10 Ultrasound amplification schematic

Accelerometer Amplifier Boards


The selected accelerometers have an operational range of $\pm 30g$ but are capable of measuring accelerations with milli-g precision. Because the SPHERES thrusters create accelerations in the milli-g range, the accelerometers require custom amplifiers to provide the necessary 0-5V analog signal required by the A2D converter. The accelerometers operate like current sources, therefore they require a sense resistor at the output to create a voltage for measurement. The circuit selected a sense resistor which allows the use of a high-frequency op-amp to amplify the input signal 40 times. The accelerometers also output a temperature measurement signal from a thermistor, so that software can take into account temperature changes. While not used in the initial implementation of SPHERES, the accelerometer boards send the temperature signal to the FPGA in case it proves necessary in the future. A description of the signals of the accelerometer boards is presented in Table F.9, reversing inputs and outputs.

Internal Beacon

The internal beacon replicates an external beacon (see Section F.3 below), but omits the infrared reception circuitry, does not use a manual switch, and utilizes custom power regulation circuitry. The infrared circuitry and ID number selector are replaced by signals from the FPGA. The power sub-system provides regulated 5V. The internal beacon regulates +15V to +12V using a linear regulator. Descriptions of the signals are presented in Table F.9, reversing inputs and outputs.


Schematics

The schematics for all the metrology boards are presented next.





- NOTES:
- 1. Place capacitors C1, C2, and C3 as close to the associated pins of U6 as possible.
 - 2. Place capacitors C4 and C5 as close to the associated pins of U5 as possible.
 - 3. Place capacitors C6 and C7 as close to the associated pins of U7 as possible.


Title	AD Converters and Reference
Size	Document Number - SPH1-0800-212
Rev	A
Date	Thursday, September 19, 2002
Sheet	1 of 9




Title		Comm Board Connectors	
Size	A	Document Number	MB1: Metrology - SPH-1-0800-212
Rev	A	Date:	Thursday, September 19, 2002
Sheet		2 of 9	









Title		FPGA Bypass Capacitors	
Size	A	Document Number	MB1: Metrology - SPH-1-0800-212
Date:	Thursday, September 19, 2002	Sheet	5 of 9







Title	
Metrology Connectors	
Size	Rev
A	A
Document Number	
MB1: Metrology - SPH-1-0800-212	
Date:	Sheet
Thursday, September 19, 2002	7 of 9



Title		Power Board Connectors	
Size	A	Document Number	MB1: Metrology - SPH-1-0800-212
Rev	A	Date:	Thursday, September 19, 2002
		Sheet	8 of 9





Title		Accelerometer Buffer/Amplifiers	
Size	Document Number	Sheet	of
A	MB1: Metrology - SPH-1-0800-212	9	9
Date:	Thursday, September 19, 2002	Sheet	of
		2	1




Title	Board Assembly
Size	Document Number Metrology 6 - SPH-1-0800-101
Rev	B
Date:	Tuesday, February 18, 2003
Sheet	1 of 3

Each metrology board includes two of these circuits:






Title		Accelerometer Buffer/Amplifiers	
Size		Document Number	
A		Accel PCB - SPH-1-0800-205	
Date:		Wednesday, September 18, 2002	
Sheet		1 of 1	



Title			
Processor			
Size	A	Document Number	SPH-1-0800-702
Rev	-		
Date:	Tuesday, September 17, 2002	Sheet	1 of 2



Title		US Transmitter	
Size	Document Number		Rev
A	SPHERE Beacon - SPH-1-0800-702		-
Date:	Tuesday, September 17, 2002	Sheet	2 of 2

F.1.5 Communications

Design Drivers

- Two wireless communications channels
 - Satellite to Laptop (STL) - Telemetry and Commands
 - Satellite to Satellite (STS) - Control and Commands
- Support at least three satellites
- Should be expandable
- Accommodate a minimum volume of 6' x 6' x 6'
- Highest data rate possible
- Low power

Functional Block Diagrams

Figure F.11 presents the functional block diagram of the communications sub-system. The major elements of the communications sub-system are three PIC processors that translate TI Commport signals into standard 8-bit (plus start and stop bit) UART serial data and two DR200x modules (one each for Satellite-to-Laptop {STL} and for Satellite-to-Satellite {STS} communications) which convert the 8-bit UART data into 14-bit bit-balanced words to minimize errors during wireless transmissions. The two elements are described below.

DR200x Wireless Boards

The DR2000 development kit is a COTS product available from RFM Monolithics in. The kit utilizes an ARM DSP to manage data for wireless transmissions. The ARM performs four functions:

- Creates 12-bit bit-balanced words for every byte to be transmitted. Bit balanced words contain the same number of ones and zeros to reduce the error rate in wireless transmission.
- Manages packets of a pre-set size. The DR200x can be configured to send fixed sized packets immediately once the fixed number of bytes are received; alternatively, it will transmit a packet if there is a pause longer than 2ms between bytes.




Figure F.11 Communications sub-system functional block diagram

- Adds a start header to all transmissions which allows the crystals in the receiving end to resonate at the correct frequency before the actual data arrives.
- Allows identification of each module individually, so that data can be directed to a specific DR200x board.

The basic features of the DR200x boards are listed in Table F.10. Table F.11 describes the signals of the DR2000x.

To improve the bandwidth of the system, though, SPHERES uses custom firmware. Therefore, while [RFM, URL] provides an overview of the hardware used in the board, Appendix H should be consulted to understand the operations of firmware. Further, to

TABLE F.10 DR200x specifications

	DR2000	DR2001
Frequency	916.5MHz	868.35MHz
Maximum wireless data rate	115.2kbps	
Implemented wireless data rate	56.6kbps	
UART data rate	115.2kbps	
Buffer	64 bytes	
RF Mode	ASK	
Available Addresses	1-255 (0x01-0xFF)	
Broadcast mode	Yes (to address = 0x00)	
Packet size	1-255 (0x01-0xFF)	
Input Voltage	3.1V-3.6V	
Power	<050mW	

TABLE F.11 DR200x signals descriptions

Signal	Type	Description
Vcc(+3.3V)	Pwr	+3.3V power
GND	Pwr	Common ground
RX	Out	Serial data receive line
TX	In	Serial data transmit line
/RST	In	Reset

minimize power consumption, the DR200x board used inside the satellites have been modified by removing the power regulation circuit (because the satellite power system provides regulated 3.3V) and the RS232 level converter, since the boards can connect directly through TTL to the PIC processors.

Communications Interface Board

The communications interface board hosts the PIC processors which translate the DR200x serial data to the TI commport standard. The DR200x utilizes a standard UART signal at 115.2kbps; the selected PIC (16C66) contains a serial port capable of handling up to 1.25Mbps communications with support via special registers. The implemented firmware

provides 96-byte input and output buffers. The TI commport standard is a parallel bi-directional data bus with token handshaking. The data consists of 32-bit words split into four bytes. Four control lines are used to pass the token (REQ and ACK) between the two units (in this case the DSP and the PIC) and to indicate that data is available (STRB) and has been read (RDY). Chapter 8 of [TI, SPRU159A] describes the operations of the communications ports in full.

Table F.12 describes the input and output signals of the communications motherboard.

TABLE F.12 Communications motherboard signals description


Section	Signal	Type	Description
<i>To/From Metrology Mother- board</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+3.3V)	Pwr	+3.3V power
	Vcc(+15V)	Pwr	+15V power
	Vcc(-15V)	Pwr	-15V power
	GND	Pwr	Common ground
	A0-A30	In	Global bus address lines (expansion port)
	D0-D31	I/O	Global bus data lines (expansion port)
	RDY1	I/O	Global bus ready (expansion port)
	PAGE1	I/O	Global bus page select (expansion port)
	STRB1	In	Global bus strobe (expansion port)
	R/W1	I/O	Global bus read/write (expansion port)
	/RESET	In	Reset line
	/Exp_port_in	Out	Expansion port item indicator
	IR_XMIT	In	IR transmit command
	US-RX[11-12]- [1-2]	Out	Input ultrasound signals from the expansion port board
	IR-RX[11-12]	Out	Input infrared signals from the expansion port board
	EXP A2D [0-2]	Out	Analog signals from expansion port
	C[1,2,4] D[0-7]	I/O	Commport data lines
CACK[1,2,4]	I/O	Commport acknowledge signal	
CRDY[1,2,4]	I/O	Commport ready signal	


TABLE F.12 Communications motherboard signals description

Section	Signal	Type	Description
<i>Met. MB (cont)</i>	CREQ[1,2,4]	I/O	Commport request signal
	STRB[1,2,4]	I/O	Commport strobe
<i>Expansion Port Con- nector</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+15V)	Pwr	+15V power
	Vcc(-15V)	Pwr	-15V power
	GND	Pwr	Common ground
	A0-A30	Out	Global bus address lines
	D0-D31	I/O	Global bus data lines
	RDY1	I/O	Global bus ready
	PAGE1	I/O	Global bus page select
	STRB1	Out	Global bus strobe
	R/W1	I/O	Global bus read/write
	/RESET	In	Reset line
	/Exp_port_in	In	High when an expansion port selects to bypass the satellite US/IR metrology boards
	IR_XMIT	Out	IR transmit command
	US-RX[11-12]- [1-2]	In	Input ultrasound signals
	IR-RX[11-12]	In	Input infrared signals
	EXP A2D [0-2]	In	Input analog signals
EXP RX	In	Serial data receive (RS232)	
EXP TX	Out	Serial data transmit (RS232)	
<i>Wired Serial Con- nector</i>	EXP RX	In	Serial data receive (RS232)
	EXP TX	Out	Serial data transmit (RS232)
	GND	Pwr	Common Ground
<i>DR200x (2x)</i>	Vcc(+3.3V)	Pwr	+3.3V power
	GND	Pwr	Common ground
	RX	Out	Serial data receive line
	TX	In	Serial data transmit line
	/RST	In	Reset


Schematics

The schematics of the DR200x boards are available in [RFM, URL]. The schematics of the SPHERES communications motherboard are presented next.







Title		Expansion Port Connectors	
Size	A	Document Number	MB2: Comm - SPH-1-0800-213
Rev	A	Date:	Thursday, October 10, 2002
Sheet 2 of 5		2	



Title		UART - Expansion Bus Serial Port	
Size	Document Number	MB2: Comm - SPH-1-0800-213	
A	Rev	A	
Date:	Thursday, October 10, 2002	Sheet	3 of 5



Title		UART 1 - STL Communications Channel	
Size	Document Number	Rev	
A	MB2: Comm - SPH-1-0800-213	A	
Date:	Thursday, October 10, 2002	Sheet	4 of 5



Title		UART 1 - STG Communications Channel	
Size	A	Document Number	MB2: Comm - SPH-1-0800-213
Date:	Thursday, October 10, 2002	Sheet	5 of 5

F.1.6 Expansion Port

Design Drivers

- Provide digital interface for future expansions

Functional Block Diagrams

The broad requirements in the definition of the expansion port resulted in a design which provides a simple but limited serial line capable of up to 1.25Mbps data rates as well as the very flexible but complex global bus. Figure F.12 presents the functional block diagram for the Expansion Port.




Figure F.12 Expansion port functional block diagram

Apart from providing the required digital data lines, the Expansion Port also supports three other functions:

- Provides power to expansion items via +5V, +15V, and -15V power lines. It protects these lines with 0.5A self-resettable fuses.
- Because three analog lines were available from the basic metrology design, the expansion port makes these lines available to expansion items.
- Allows an expansion item to *bypass* the internal US/IR metrology boards located on the expansion port face (+X face). This allows an expansion item to replace the functionality of those boards if the expansion item covers the sensors. The expansion board uses high-speed multiplexers so that the signals received by the FPGA are equivalent to any other US/IR signals. The EXP_in line allows the DSP to account for the new physical locations (which must be programmed) of the US/IR boards when the signals have been bypassed.

Table F.13 describes the inputs and outputs of the Expansion Port.


TABLE F.13 Expansion port signals description


Section	Signal	Type	Description
<i>To/From Comm. Mother- board</i>	<i>See Table F.12</i>		
<i>Expansion Port Con- nector</i>	Vcc(+5V)	Pwr	+5V power
	Vcc(+15V)	Pwr	+15V power
	Vcc(-15V)	Pwr	-15V power
	GND	Pwr	Common ground
	A0-A30	Out	Global bus address lines
	D0-D31	I/O	Global bus data lines
	RDY1	I/O	Global bus ready
	PAGE1	I/O	Global bus page select
	STRB1	Out	Global bus strobe
	R/W1	I/O	Global bus read/write
/RESET	In	Reset line	


TABLE F.13 Expansion port signals description

Section	Signal	Type	Description
<i>Expansion Port (cont)</i>	/Exp_port_in	In	High when an expansion port selects to bypass the satellite US/IR metrology boards
	IR_XMIT	Out	IR transmit command
	US-RX[11-12]-[1-2]-EXT	In	External sensor input ultrasound signals
	IR-RX[11-12]-EXT	In	External sensor input infrared signals
	EXP A2D [0-2]	In	Input analog signals
	EXP RX	In	Serial data receive (RS232)
	EXP TX	Out	Serial data transmit (RS232)
<i>Metrology Pass-through (2x)</i>	Vcc(+5V)	Pwr	+5V power
	GND	Pwr	Common ground
	IR_XMIT	Out	IR transmit command
	US-RX[11-12]-[1-2]-INT	In	Internal sensor input ultrasound signals
	IR-RX[11-12]-INT	In	Internal sensor input infrared signals

Schematics







Title		Connectors from Mother Board	
Size	A	Document Number	Expansion Port - SPH-1-0800-701
Date:	Tuesday, September 17, 2002	Sheet	3 of 3

F.2 Laptop Communications

Design Drivers

- Interface with standard equipment available on the ISS SSC

Functional Block Diagrams

The laptop transceiver is a modified DR2001 (868.35MHz) development kit (the backup is a DR2000, 916.5MHz). The transceiver uses the custom firmware developed for SPHERES and does not use the power regulation circuit. The power regulation has been replaced with two diodes which step down the +5V voltage of a USB port of the SSC to approximately 3.6V, the maximum allowed by the DR200x without power circuitry. Figure F.13 presents the functional block diagram of the laptop communications. [RFM, URL] provides information on the hardware design, and Appendix H on the firmware and operations.




Figure F.13 Laptop communications functional block diagram

F.3 Metrology Beacons

Design Drivers

- Trigger on IR reception
- Transmit ultrasonic (US) pulse at
 - $\Delta t = \{(N - 1) \cdot 20 + 5\}$ ms
 - $N =$ beacon number (1-5)
- Provide selectable beacon number

- Battery operation
 - On/off switch
 - Low battery LED

Functional Block Diagrams

The metrology beacons operate on two AA batteries (alkaline aboard the ISS, which provide approximately 24 hours of operation, and rechargeable in ground-based facilities). The approximately 3V from the batteries are stepped-up to 5V to power a PIC microcontroller and 12V to drive the ultrasound transmitter. The PIC operates at 40MHz to create the pulses required for the ultrasound with a timing accuracy (as per the function presented in the design drivers) of 1 μ s (0.3mm error). The PIC creates a pulse with 16 oscillations at 40kHz. The driver circuitry effectively produces 24V pulses at the ultrasound transmitter by alternating the two leads of the transmitter between ground and +12V during the pulses (rather than using a 12V signal by holding one lead constant and only alternating the other lead). When there are no pulses a constant 12V differential exists between the leads, but the transmitter does not produce any ultrasound since it is a resonator which must be excited to its resonant frequency (40kHz). The beacon uses the same IR receiver/amplifier used in the satellite US/IR boards.

Two LED's provide feedback on the status of the beacon. A green LED indicates the status of the beacon. A solid green indicated the beacon is powered on; a flashing green indicates the beacon is active (is transmitting ultrasound). An amber LED indicates a low-batter condition.

The functional block diagram of the metrology beacons is presented in Figure F.14.







Figure F.14 Metrology beacon functional block diagram

Schematics



Title		Processor & IR	
Size	A	Document Number	Metrology Beacon 3 - SPH-1-0800-610
Rev	A	Date:	Wednesday, June 12, 2002
Sheet		1 of 3	





Title		US Transmitter	
Size	A	Document Number	Metrology Beacon 3 - SPH-1-0800-610
Date:	Monday, June 10, 2002	Sheet	3 of 3

F.4 Metrology Beacon Tester

Design Drivers

- Allow operator to test each metrology beacon individually
 - Manual operation
 - Indicate beacon number
- Detect extraneous infrared and ultrasound signal in operational environment

Functional Block Diagrams

The beacon tester merges the design of the satellites US/IR boards and the metrology beacons to allow an operator to determine correct operations of the metrology beacons. The design uses the same infrared receiver product as the satellites and beacons. It uses the same ultrasound amplification and infrared transmission electronics as the satellites. The beacon tester uses the same PIC processor used in the beacons to create an infrared signal, detect the ultrasound signals, and measure the time of flight to identify the beacon number. Figure F.15 presents the functional block diagram of the beacon tester.





Figure F.15 Beacon tester functional block diagram


The beacon tester has a manual push-button used to command an IR transmission, equivalent of a satellite starting a global metrology cycle. If the beacon tester receives infrared or

ultrasound signals when the push button has not been operated, it indicates an error (extraneous signals) by showing an \bar{E} in the display. If the button is pressed and the beacon tester receives a valid ultrasound signal it will display the beacon number ($1-9$). If the beacon receives too many ultrasound signals or no signal at all, it will indicate an error (\bar{E}). Any time an ultrasound signal is received the tester flashes the blue LEDs. Whenever an infrared signal is received the beacon tester flashes the green status LEDs. An amber LED indicates a low-battery condition.


Schematics




Title	Board Assembly
Size	Document Number
A	US Beacon Tester Board
Date:	Tuesday, September 17, 2002
Sheet	1 of 4



Title		Processor & IR	
Size	A	Document Number	US Beacon Tester Board
Date:	Tuesday, September-17, 2002	Sheet	2 of 4



Title		Power Supplies
Size	Document Number	
A	US Beacon Tester Board	
Date:	Tuesday, September 17, 2002	Sheet 3 of 4



Title		Single US Amplifier Channel	
Size	Document Number	Rev	
A	Metrology 5	6.1	
Date:	Wednesday, March 27, 2002	Sheet	4 of 4

F.5 Expansion Port Items

F.5.1 Expansion Port Beacon

The Expansion Port beacon was developed to allow formation flight algorithms where each satellite can transmit an ultrasound signal from two opposite sides: one using the on-board beacon (-X) and another using the expansion port (+X). The expansion port beacon replicates the internal beacon, but uses the serial line in the expansion port instead of its own IR or the use of the IR_rcv_int line which is not available to expansion items. The firmware in the expansion port beacon accounts for the extra delay in serial communications to initiate the command so that the receiving units do not need to account for the delay. The functional block diagram of the expansion port beacon is presented in Figure F.16. Table F.14 describes the inputs and outputs of this expansion item.






Figure F.16 Expansion port beacon functional block diagram

TABLE F.14 Expansion port beacon signals description


Signal	Type	Description
Vcc(+5V)	Pwr	+5V power
Vcc(+15V)	Pwr	+15V power
GND	Pwr	Common Ground
TX	In	Transmit data line (RS232)
/RESET	In	Reset line

Schematics





Title		External Connectors	
Size	A	Document Number	Expansion Port - SPH-1-1000-101
Rev	-	Date:	Monday, June 09, 2003
Sheet		1 of 3	



Title	US Transmitter		
Size	A	Document Number	SPH-1-1000-101
Rev	-	Date:	Monday, June 09, 2003
Sheet	2	of	2

F.5.2 Expansion Port Tether

The Expansion Port Tether mechanism is a prototype system to test control algorithms for tethered formation flight spacecraft. The mechanism uses the expansion port serial line to interface with a COTS pulse-width-modulation driver board, which drives a motor to extend or retract a monofilament tether which connects two satellites. This prototype does not have any sensors, allowing the design to be very simple.

Figure F.17 shows the functional block diagram of the expansion port tether board. The board uses a SMC02B micro serial motor controller by Pololu Corporation ([Pololu, URL]). A serial line commands the micro controller the speed and direction of the motor. An adjustable (manual) voltage regulator in the expansion board allows testing of several motors at voltage ranges between 6.5V to 9V. Table F.15 describes the expansion port signals used by the expansion tether board.





Figure F.17 Expansion port tether functional block diagram


TABLE F.15 Expansion port tether signals description

Signal	Type	Description
Vcc(+5V)	Pwr	+5V power
Vcc(+15V)	Pwr	+15V power - regulated to +7V for motor
GND	Pwr	Common Ground
TX	In	Transmit data line (RS232)
/RESET	In	Reset line

Schematics



Title		Expansion Port Connector	
Size	A	Document Number	SPHERES Expansion - Tether Driver
Date:	Thursday, June 17, 2004	Sheet	1 of 2
Rev	1.0		



Title		Processor & Driver	
Size	Document Number		Rev
A	SPHERES Expansion - Tether Driver		1.0
Date:	Thursday, June 17, 2004	Sheet	2 of 2